

**TRANSMITTAL OF FORMAL DRAWINGS**Docket No.  
200-0664GP/2123#3  
BT  
04-04-02

In Re Application Of: J. G. Walacavage et al.


Serial No.	Filing Date	Batch No.	Examiner	Art Unit
09/965,905	September 28, 2001			2123

Invention: **METHOD OF PART FLOW MODEL FOR PROGRAMMABLE LOGIC CONTROLLER LOGICAL VERIFICATION SYSTEM**Address to:  
Assistant Commissioner for Patents  
Washington, D.C. 20231**RECEIVED**  
JAN 07 2002  
Technology Center 2100

Transmitted herewith are:

1 &amp; 2 copies sheets of formal drawing(s) for this application.

Each sheet of drawing indicates the identifying indicia suggested in 37 CFR Section 1.84(c) on the reverse side of the drawing.

  
SignatureDaniel H. Bliss (Reg. No. 32,398) [0693.00242]  
Bliss McGlynn & Nolan, P.C.  
2075 West Big Beaver Road, Suite 600  
Troy, Michigan 48084  
(248) 649-6090

Dated: November 1, 2001

I certify that this document and attached formal drawings are being deposited on Nov. 1 2001 with the U.S. Postal Service as first class mail under 37 C.F.R. 1.8 and addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

  
Signature of Person Mailing Correspondence

Daniel H. Bliss

Typed or Printed Name of Person Mailing Correspondence